INTRODUCTION
Teledata systems implemented as either television add-ons or new set features will require relatively complex integrated circuits. Consumer acceptance of these systems will be a sensitive function of their price. Thus, the various IC technologies must be evaluated with respect to achieving adequate performance at minimum cost. We have investigated the feasibility of N-channel MOS for teledata serialto-parallel conversion. Data detection can exploit some of the most sensitive analog circuits in MOS design-the dynamic RAM sense amplification circuits. These circuits can compare teledata signal levels to a slicing level reference stored on a MOS capacitor. Appropriate charge routing logic can update the reference level to adapt to signal amplitude distortion. Whe performance of both sense amplifiers ani pass transistor charge transfer logic are more than adequate for teledata bit rates.
FEATURES OF THE NMOS
The conversion of detected teledata bits into a byte format for subsequent processing is normally accomplished by a shift register-based circuit. Simulations of shift register circuits indicate practical NMOS shift registers can operate at clock rates in excess of 50 MHz. We have recently completed the layout of an integrated serial-to-parallel converter to examine the details of operation of this portion of the decoder input system. To minimize fabrication costs, we have not utilized the full processing complexity available to the IC manufacturer producing the chip.
CONCLUSIONS
Our investigation of teledata receiver systems indicates that NMOS performance is currently adequate for detector integrated circuits. Thus, NMOS should offer the most cost-effective technology for consumer teledata decoders. An attractive additional consideration is that 360 technology evolution may allow for a single chip decoder circuit by the time broadcast standards for U.S. teledata are adopted.
